Abstract-This paper presents a study concerning the role of channel length scaling on IGZO TFT technology benchmark parameters, which are fabricated at temperatures not exceeding 180
This arises as a consequence of their high mobility, good stability, large area uniformity and compatibility with low cost/low-temperature processing techniques [1] . More than simple switching elements, IGZO TFTs have been integrated in important building blocks such as amplifiers [2] , [3] , comparators [4] , data converters [5] and driving circuits [6] , facilitating their integration in increasingly complex systems. As such, there is a continuous drive to design novel and efficient circuits based on miniaturized devices to enhance speed and integration levels. This will ultimately lead to compact system-on-panel products, where a display is seamlessly integrated with peripheral circuits and even sensors, for increased performance, reliability and functionality.
However, channel length L scaling affects several device parameters such as unity current-gain cutoff frequency f T , intrinsic voltage-gain A V , and on-resistance R ON . In addition to the techniques and architectures used for circuit design, these parameters will dictate the circuit performance.
The importance of these parameters is summarized as follows: f T : Switching speed is an important parameter in high frequency applications, especially when the circuits are designed for RF systems. Beyond f T , a transistor cannot show proper functionality and often circuit operating frequency is limited by this value.
A V : This is the maximum gain that a single transistor can achieve. Even with a single stage amplifier the maximum achievable gain is less than or equal to A V . As IGZO TFT based amplifiers are important functional blocks for various applications, it is important to know the value of A V . R ON : It gives an insight on the device switching performance. Potential applications of TFT switches are in displays, readout circuits and dynamic biasing. This parameter also provides information about the channel noise [7] , [8] , which generally imposes limitation on the minimum signal level that can be processed. This information is really important in sensor interface electronics.
Based on this it is imperative to study the effect of channel length scaling on these device parameters. In literature, A V higher than 1000 has been reported for polysilicon sourcegated TFTs [9] . In addition, microwave frequency operation was demonstrated for ZnO TFTs [10] . However these devices are not suitable for large area flexible electronics, due to the polycrystalline structure of the semiconductor and high temperature processing. On the other hand, f T of 64 kHz for organic TFTs fabricated with low temperature techniques were reported [11] , whose performance is not adequate for moderate high frequency applications. Moreover, most of these reports are focused on single device dimensions. Channel length scaling has been analyzed on ZnO [12] and IGZO TFTs [13] but only regarding their static characterization, whereas the analysis of dynamic behavior is essential for circuit design. To the best of author's knowledge this is the first time that such results are reported for IGZO TFTs with respect to channel length scaling, contributing to define the range of applications that can be envisaged for such technology.
II. TFT FABRICATION
Sputtered staggered bottom-gate, top contact TFTs on glass were produced as follows: a 60 nm thick Molybdenum (Mo) gate electrode and a 100 nm thick 7-layer multicomponent oxide (comprising SiO 2 and Ta 2 O 5 alternating layers) dielectric [14] were sputtered and patterned by photolithography and dryetching. A 40 nm thick amorphous IGZO (with 2:1:1 composition in In:Ga:Zn atomic ratio [15] ) channel layer was then deposited, also by sputtering. Later, source and drain electrodes were sputtered using 60 nm thick Mo. Semiconductor and source-drain electrodes were patterned by photolithography and lift-off. At the end devices were subjected to rapid thermal annealing at 180
• C for 10 min in air. The fabrication process can be easily adopted to commercial polymeric films. In fact, device scaling trends reported below were seen equally on glass and PEN. Still, in order to extend the L range to the low end of the μm scale, devices on Corning Eagle glass were preferred for this study, as the available lithography process requires further tuning to obtain L ≤ 5 μm reliably on flexible PEN substrates. Micrograph of the fabricated TFT and magnifications of the gate to source/drain overlap for different L are presented in Fig. 1 . Devices with smaller L (= 3 μm) present a larger gate to source-drain overlap for enhanced process margin.
III. STATIC CHARACTERIZATION OF TFTS
All the device measurements were taken using a semiconductor parameter analyzer (Keithley 4200-SCS) together with a probe station (Janis ST-500) under darkroom conditions at room temperature. The TFTs under study have a constant width W of 20 μm and different L (3, 5, 10, 20, 40, 80 and 160 μm). length modulation (CLM) effect is more significant for smaller L, i.e., the reduction of the channel length after pinch-off starts to be significant considering the overall L defined geometrically by the mask layout. On the other hand, long channel device with L = 40 μm shows hard saturation. CLM effect is also responsible for the overestimated saturation mobility (μ sat ) extracted from transfer characteristics [see Fig. 3 Table I ) due to short channel effects (SCEs), mainly because of the drain induced barrier lowering (DIBL) in oxide TFTs [16] . Note that the hump is still observed for measurements repeated after more than seven months of fabrication. These short-channel devices tend to operate in depletion mode and are not a perfect choice for switching and logic circuits.
IV. BENCHMARK PARAMETERS MEASUREMENTS
f T : It is the frequency where the input signal current i g is the same as the output signal current i d , when a voltage signal with small amplitude is applied at the gate and a constant dc voltage at the drain electrode. Corresponding TFT small signal model to estimate f T is shown in Fig. 3(b) . When the drain current passing through c gd is neglected, f T can be mathematically expressed by where g m is the transconductance and c g is the total gate capacitance. Measured g m and c g at a fixed bias point (V GS = 8 V and V DS = 16 V) were used to calculate f T . In the C-V measurements (required to determine c g ), a small signal with 100 mV rms amplitude was superimposed on the dc sweep of gate bias. C-V plots at different frequencies are presented in Fig. 4(a) , when V GS is swept from −8 to 8 V and V DS = 0 V for a TFT with L = 80 μm. This plot demonstrates that there is an abrupt increase of total gate capacitance, which is in agreement with the sharp turn on obtained from the I-V transfer curve (see Fig. 3(a) ). It can be noticed that c g follows approximately the same trend for the TFT with 80 μm, until a signal frequency ≤ 100 KHz. At higher frequencies, however, the inertia of the charge carriers cannot be ignored, which is reflected in the measurements as a smaller total gate capacitance [17] . However, given the relatively small gate to source/drain overlaps used in the present work, we did not notice overlap capacitance variation with respect to frequency until 5 MHz, contrarily to what is typically reported for larger organic TFTs [11] . Later, c g was measured again for V DS = 16 V with an input signal frequency of 30 kHz, which is much smaller than the device cutoff frequencies considered in this study [see Fig. 4(b) ]. As the drain is supplied with a constant dc bias voltage, it acts as an ac ground. Therefore measured capacitance represents the total gate capacitance even though the source and drain terminals are at different potentials. Since the channel gets pinched off at higher values of V DS , the measured c g at V DS = 16 V is relatively smaller compared to c g at V DS = 0 V. It can also be noticed from Fig. 4 (b) that c g is higher for the TFT with L = 3 μm compared to L = 5 and 10 μm, which is well explained by the larger gate to source/drain overlap as shown in Fig. 1(b) . Measured c g values for different L are presented in Table I . It is clear that c g does not scale linearly with L. This is expected given that as L decreases the gate/dielectric/semiconductor/source-drain overlap area remains constant, as imposed by the mask design. For L = 3 μm, c g even increases, owing to the existent gate to source-drain overlap to enhance process margin, as explained in Fig. 1(b) . Table I also presents the estimated f T (f T 1 ) from (1), varying almost three orders of magnitude for the range of L used in this work. These values are also calculated by considering the current passing through c gd from the TFT small signal model shown in Fig. 3(b) . The modulation current at input (i g ) and output (i d ) due to the input signal are given by
Above f T , i d increases with f, as shown particularly in Fig. 5(a) . Current passing through the capacitance between the gate and the drain electrodes causes this. On the other hand, i g is proportional to f as per (2). Estimated i g and i d from (2) Table I as f T 2 (assuming c gd as half of the total overlap capacitance) and it can be noticed that these values are in good agreement with f T 1 for long channel devices. For smaller L the minor differences between f T 1 and f T 2 are due to the noticeable current through c gd because of comparable overlap dimensions to the actual channel lengths. Fig. 6(a) shows f T 1 variation with respect to L, revealing that close to 100 MHz operation can be achieved with microscale IGZO TFTs fabricated at low temperature.
A V : Intrinsic gain of the device is expressed by
, where g ds is the output conductance. Measured g m and g ds in saturation (at V GS = 8 V and V DS = 16 V) are presented in Table I . For the same W , g m scales with respect to L as Table I at a bias condition V GS = 8 V and V DS = 0.1 V. It can be seen that R ON scales linearly with L, meaning that contact resistance effects are not significant even for the lower L studied here. Though smaller channel length devices show less R ON they are not perfect candidates for switches as they operate in depletion mode. Hence, despite the devices shown here seem to be excellent candidates for low-temperature MHz range analog signal processing circuits, their application as switches at such frequencies requires further optimization to achieve V ON ≥ 0 V without significant degradation of μ sat . This can be achieved, for instance, with tuning of IGZO composition [18] .
V. CONCLUSION
Effects of channel length scaling (3 to 160 μm) on f T , A V and R ON are reported for sputtered IGZO TFTs fabricated at a maximum temperature of 180
• C. TFTs with smaller L exhibit operation frequencies close to 100 MHz, well above the typical values reported for competing low-temperature thin-film technologies, such as organic TFTs. Higher frequencies can even be envisaged for similar L by employing reduced overlaps between gate and source/drain electrodes or even self-aligned structures.
R ON evolution with L shows that contact resistance is not affecting device performance even at L = 3 μm. Still, notorious SCEs (CLM and DIBL) are evident from the I-V characteristics when L≤ 5 μm, resulting in negative V ON and humps in transfer characteristics. Even if the physics behind these effects is still being studied in detail, the present study provides valuable information to circuit designers regarding device performance evolution in a large L range, showing the potential of oxide electronics for low temperature and large area flexible circuits operating in the MHz range.
